<?xml version="1.0"?>
<oembed><version>1.0</version><provider_name>A Level Computer Science</provider_name><provider_url>https://learnlearn.uk/alevelcs</provider_url><author_name>learnlearnadmin</author_name><author_url>https://learnlearn.uk/alevelcs/author/learnlearnadmin/</author_url><title>RISC vs CISC Processors - A Level Computer Science</title><type>rich</type><width>600</width><height>338</height><html>&lt;blockquote class="wp-embedded-content" data-secret="6S0Tq33RVz"&gt;&lt;a href="https://learnlearn.uk/alevelcs/risc-vs-cisc-processors/"&gt;RISC vs CISC Processors&lt;/a&gt;&lt;/blockquote&gt;&lt;iframe sandbox="allow-scripts" security="restricted" src="https://learnlearn.uk/alevelcs/risc-vs-cisc-processors/embed/#?secret=6S0Tq33RVz" width="600" height="338" title="&#x201C;RISC vs CISC Processors&#x201D; &#x2014; A Level Computer Science" data-secret="6S0Tq33RVz" frameborder="0" marginwidth="0" marginheight="0" scrolling="no" class="wp-embedded-content"&gt;&lt;/iframe&gt;&lt;script type="text/javascript"&gt;
/*! This file is auto-generated */
!function(c,d){"use strict";var e=!1,o=!1;if(d.querySelector)if(c.addEventListener)e=!0;if(c.wp=c.wp||{},c.wp.receiveEmbedMessage);else if(c.wp.receiveEmbedMessage=function(e){var t=e.data;if(!t);else if(!(t.secret||t.message||t.value));else if(/[^a-zA-Z0-9]/.test(t.secret));else{for(var r,s,a,i=d.querySelectorAll('iframe[data-secret="'+t.secret+'"]'),n=d.querySelectorAll('blockquote[data-secret="'+t.secret+'"]'),o=new RegExp("^https?:$","i"),l=0;l&lt;n.length;l++)n[l].style.display="none";for(l=0;l&lt;i.length;l++)if(r=i[l],e.source!==r.contentWindow);else{if(r.removeAttribute("style"),"height"===t.message){if(1e3&lt;(s=parseInt(t.value,10)))s=1e3;else if(~~s&lt;200)s=200;r.height=s}if("link"===t.message)if(s=d.createElement("a"),a=d.createElement("a"),s.href=r.getAttribute("src"),a.href=t.value,!o.test(a.protocol));else if(a.host===s.host)if(d.activeElement===r)c.top.location.href=t.value}}},e)c.addEventListener("message",c.wp.receiveEmbedMessage,!1),d.addEventListener("DOMContentLoaded",t,!1),c.addEventListener("load",t,!1);function t(){if(o);else{o=!0;for(var e,t,r,s=-1!==navigator.appVersion.indexOf("MSIE 10"),a=!!navigator.userAgent.match(/Trident.*rv:11\./),i=d.querySelectorAll("iframe.wp-embedded-content"),n=0;n&lt;i.length;n++){if(!(r=(t=i[n]).getAttribute("data-secret")))r=Math.random().toString(36).substr(2,10),t.src+="#?secret="+r,t.setAttribute("data-secret",r);if(s||a)(e=t.cloneNode(!0)).removeAttribute("security"),t.parentNode.replaceChild(e,t);t.contentWindow.postMessage({message:"ready",secret:r},"*")}}}}(window,document);
&lt;/script&gt;
</html><description>https://www.youtube.com/watch?v=PaeXsm5HGJsVideo can&#x2019;t be loaded because JavaScript is disabled: 6. OCR A Level (H046-H446) SLR2 &#x2013; 1.1 CISC vs RISC (https://www.youtube.com/watch?v=PaeXsm5HGJs) Reduced Instruction Set Computer The RISC architecture was designed to prioritise processor efficiency and the expense programmer ease of use. This meant that they tended toward usage where efficiency is paramount. Key Features Commonly used&hellip;&nbsp;Read More &raquo;</description><thumbnail_url>https://learnlearn.uk/alevelcs/wp-content/uploads/sites/20/2020/11/RISC-instruction-example.png</thumbnail_url></oembed>
